

I claim:

1. An encryption/decryption circuit comprising:

5 a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

10 a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

 an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each
15 unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined
20 logic circuit;

 a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each
25 unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit; and,

 a first selector circuit adapted to select as the input to the substitution circuit the first or the second input.

30

2. The apparatus of claim 1, further comprising:

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block.

5 3. The apparatus of claim 1 further comprising:

the staged pipelined logic circuit being further adapted to perform in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and
10 for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

4. The apparatus of claim 2 further comprising:

the staged pipelined logic circuit being further adapted to perform in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and
15 for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

20

5. The apparatus of claim 3 further comprising:

the staged pipelined logic circuit being further adapted to perform in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

25

6. The apparatus of claim 4 further comprising:

the staged pipelined logic circuit being further adapted to perform in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

30

7. The apparatus of claim 1 further comprising:

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

5

8. The apparatus of claim 2 further comprising:

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

10

9. The apparatus of claim 3 further comprising:

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

15

10. The apparatus of claim 4 further comprising:

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

20

11. The apparatus of claim 5 further comprising:

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

25

12. The apparatus of claim 6 further comprising:

a round key generation circuit adapted to provide a round encryption or

30

decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

5 13. The apparatus of claim 7, further comprising:

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

14. The apparatus of claim 8, further comprising:

10 the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

15. The apparatus of claim 9, further comprising:

15 the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

16. The apparatus of claim 10, further comprising:

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

20

17. The apparatus of claim 11, further comprising:

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

25 18. The apparatus of claim 12, further comprising:

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

19. The apparatus of claim 13, further comprising:

30 the second selected width equals the first selected width.

20. The apparatus of claim 14, further comprising:
the second selected width equals the first selected width.

21. The apparatus of claim 15, further comprising:
5 the second selected width equals the first selected width.

22. The apparatus of claim 16, further comprising:
the second selected width equals the first selected width.

10 23. The apparatus of claim 17, further comprising:
the second selected width equals the first selected width.

24. The apparatus of claim 18, further comprising:
the second selected width equals the first selected width.

15 25. The apparatus of claim 19 further comprising:
the encryption circuit is adapted to perform an affine transformation and the
decryption circuit is adapted to perform an inverse of the affine transformation.

20 26. The apparatus of claim 20 further comprising:
the encryption circuit is adapted to perform an affine transformation and the
decryption circuit is adapted to perform an inverse of the affine transformation.

25 27. The apparatus of claim 21 further comprising:
the encryption circuit is adapted to perform an affine transformation and the
decryption circuit is adapted to perform an inverse of the affine transformation.

28. The apparatus of claim 22 further comprising:
the encryption circuit is adapted to perform an affine transformation and the
30 decryption circuit is adapted to perform an inverse of the affine transformation.

29. The apparatus of claim 23 further comprising:

the encryption circuit is adapted to perform an affine transformation and the decryption circuit is adapted to perform an inverse of the affine transformation.

5 30. The apparatus of claim 24 further comprising:

the encryption circuit is adapted to perform an affine transformation and the decryption circuit is adapted to perform an inverse of the affine transformation.

31. An encryption/decryption circuit comprising:

10 a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

15 a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each
20 unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit;

25 a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected
30 width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the

substitution circuit;

a first selector circuit adapted to select as the input to the substitution circuit the first or the second input; and,

5 a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block.

32. An encryption/decryption circuit comprising:

10 a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

15 a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each
20 unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit;

25 a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the
30 decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit adapted to select as the input to the substitution circuit the first or the second input;

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block; and,

the staged pipelined logic circuit being further adapted to perform in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

33. An encryption/decryption circuit comprising:

a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit;

a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted

stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit adapted to select as the input to the substitution circuit the first or the second input;

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit being further adapted to perform in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds; and,

the staged pipelined logic circuit being further adapted to perform in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

34. An encryption/decryption circuit comprising:

a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted

stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first
5 subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit;

a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each
10 unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit adapted to select as the input to the substitution
15 circuit the first or the second input;

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit being further adapted to perform in series
20 the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

the staged pipelined logic circuit being further adapted to perform in any
25 given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary; and,

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of
30 the first selected width, based upon an initial encryption or decryption key of a second selected width.

35. An encryption/decryption circuit comprising:

a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width
5 utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer adapted to hold the stage input data block
10 for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each
15 unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit;

a decryption circuit adapted to decrypt the stage input data block into a
20 decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the
25 substitution circuit;

a first selector circuit adapted to select as the input to the substitution circuit the first or the second input;

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the
30 substitution circuit or the stage input data block;

the staged pipelined logic circuit being further adapted to perform in series

1044-404-01.doc

the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby
5 effect a total number of rounds;

the staged pipelined logic circuit being further adapted to perform in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;

a round key generation circuit adapted to provide a round encryption or
10 decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width; and,

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width.

15

36. An encryption/decryption circuit comprising:

a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an
20 output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

25

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage

30

substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined

logic circuit;

5 a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

10 a first selector circuit adapted to select as the input to the substitution circuit the first or the second input;

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block;

15 the staged pipelined logic circuit being further adapted to perform in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages comprising a round, and to repeat this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

20 the staged pipelined logic circuit being further adapted to perform in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;

25 a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width; and,

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width, equal to the first selected width.

30

37. An encryption/decryption circuit comprising:

204404-01.doc

a staged pipelined logic circuit adapted to perform in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and to provide an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer adapted to hold the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit adapted to encrypt the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit;

a decryption circuit adapted to decrypt the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit adapted to select as the input to the substitution circuit the first or the second input;

a second selector circuit adapted to select as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit being further adapted to perform in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit, each of the stages of the first plurality of stages

comprising a round, and to repeat this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

the staged pipelined logic circuit being further adapted to perform in any
5 given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;

a round key generation circuit adapted to provide a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a
10 second selected width;

the round key generation circuit being adapted to generate each round key by the expansion of a starting key of a second selected width, equal to the first selected width; and,

the encryption circuit is adapted to perform an affine transformation and the
15 decryption circuit is adapted to perform an inverse of the affine transformation.

38. An encryption/decryption circuit comprising:

a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width
20 utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block
25 having the first selected width;

an encryption circuit means for encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected
30 width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first

subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit means;

5 a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit; and,

10 a first selector circuit means for selecting as the input to the substitution circuit the first or the second input.

39. The apparatus of claim 38, further comprising:

15 a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block.

40. The apparatus of claim 38 further comprising:

20 the staged pipelined logic circuit means further including means for performing in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

25

41. The apparatus of claim 39 further comprising:

30 the staged pipelined logic circuit means further including means for performing in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the

selected number of times, to thereby effect a total number of rounds.

42. The apparatus of claim 40 further comprising:

the staged pipelined logic circuit means further comprising means for
5 performing in any given one of the first plurality of times less than the first
plurality of rounds depending upon the total number of rounds necessary.

43. The apparatus of claim 41 further comprising:

the staged pipelined logic circuit means further comprising means for
10 performing in any given one of the first plurality of times less than the first
plurality of rounds depending upon the total number of rounds necessary.

44. The apparatus of claim 38 further comprising:

a round key generation circuit means for providing a round encryption or
15 decryption key of the first selected width for combination with the block data of
the first selected width, based upon an initial encryption or decryption key of a
second selected width.

45. The apparatus of claim 39 further comprising:

a round key generation circuit means for providing a round encryption or
20 decryption key of the first selected width for combination with the block data of
the first selected width, based upon an initial encryption or decryption key of a
second selected width.

25 46. The apparatus of claim 40 further comprising:

a round key generation circuit means for providing a round encryption or
decryption key of the first selected width for combination with the block data of
the first selected width, based upon an initial encryption or decryption key of a
second selected width.

30

47. The apparatus of claim 41 further comprising:

a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

5

48. The apparatus of claim 42 further comprising:

a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

10

49. The apparatus of claim 43 further comprising:

a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

15

50. The apparatus of claim 44, further comprising:

the round key generation circuit means further including means for generating each round key by the expansion of a starting key of a second selected width.

20

51. The apparatus of claim 45, further comprising:

the round key generation circuit means further including means for generating each round key by the expansion of a starting key of a second selected width.

25

52. The apparatus of claim 46, further comprising:

the round key generation circuit means further including means for generating each round key by the expansion of a starting key of a second selected width.

30

53. The apparatus of claim 47, further comprising:

the round key generation circuit means further including means for
generating each round key by the expansion of a starting key of a second selected
5 width.

54. The apparatus of claim 48, further comprising:

the round key generation circuit means further including means for
generating each round key by the expansion of a starting key of a second selected
10 width.

55. The apparatus of claim 49, further comprising:

the round key generation circuit means further including means for
generating each round key by the expansion of a starting key of a second selected
15 width.

56. The apparatus of claim 50, further comprising:

the second selected width equals the first selected width.

57. The apparatus of claim 51, further comprising:

the second selected width equals the first selected width.

58. The apparatus of claim 52, further comprising:

the second selected width equals the first selected width.

59. The apparatus of claim 53, further comprising:

the second selected width equals the first selected width.

60. The apparatus of claim 54, further comprising:

the second selected width equals the first selected width.

61. The apparatus of claim 55, further comprising:

the second selected width equals the first selected width.

62. The apparatus of claim 56 further comprising:

5 the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for performing an inverse of the affine transformation.

63. The apparatus of claim 57 further comprising:

10 the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for performing an inverse of the affine transformation.

64. The apparatus of claim 58 further comprising:

15 the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for performing an inverse of the affine transformation.

65. The apparatus of claim 59 further comprising:

20 the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for performing an inverse of the affine transformation.

66. The apparatus of claim 60 further comprising:

25 the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for performing an inverse of the affine transformation.

67. The apparatus of claim 61 further comprising:

30 the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for

performing an inverse of the affine transformation.

68. An encryption/decryption circuit comprising:

5 a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

10 a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

15 an encryption circuit means for encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit means;

20 a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the
25 decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit means for selecting as the input to the substitution circuit the first or the second input; and,

30 a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block.

69. An encryption/decryption circuit comprising:

5 a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

10 an encryption circuit means for encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage
15 substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit means;

a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted
20 stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

25 a first selector circuit means for selecting as the input to the substitution circuit the first or the second input;

a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block; and,

30 the staged pipelined logic circuit means further including means for performing in series the stages of the encryption/decryption operations in a first

plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

5

70. An encryption/decryption circuit comprising:

a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an
10 output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

15 an encryption circuit means for encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage
20 substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit means;

a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted
25 stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

30 a first selector circuit means for selecting as the input to the substitution circuit the first or the second input;

a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit means further including means for
5 performing in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds; and,

10 the staged pipelined logic circuit means further comprising means for performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

71. An encryption/decryption circuit comprising:

15 a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

20 a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit means for encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted
25 stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined
30 logic circuit means;

a decryption circuit means for decrypting the stage input data block into a

decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the
5 decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit means for selecting as the input to the substitution circuit the first or the second input;

a second selector circuit means for selecting as the subsequent stage input
10 data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit means further including means for performing in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit means, each of the stages of
15 the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

the staged pipelined logic circuit means further comprising means for performing in any given one of the first plurality of times less than the first
20 plurality of rounds depending upon the total number of rounds necessary; and,

a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

72. An encryption/decryption circuit comprising:

a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an
30 output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit means for encrypting the stage input data block into a
 5 encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first
 10 subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit means;

a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each
 15 unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit means for selecting as the input to the substitution
 20 circuit the first or the second input;

a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit means further including means for
 25 performing in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

30 the staged pipelined logic circuit means further comprising means for performing in any given one of the first plurality of times less than the first

plurality of rounds depending upon the total number of rounds necessary;

a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a

5 second selected width; and,

the round key generation circuit means further including means for generating each round key by the expansion of a starting key of a second selected width.

10 73. An encryption/decryption circuit comprising:

a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input

15 data block input to a subsequent stage of the staged pipelined logic circuit;

a stage input data block buffer means for holding the stage input data block for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit means for encrypting the stage input data block into a
20 encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first
25 subsequent stage input data block for a subsequent stage of the staged pipelined logic circuit means;

a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each
30 unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the

decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit means for selecting as the input to the substitution circuit the first or the second input;

- 5 a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block;

- the staged pipelined logic circuit means further including means for performing in series the stages of the encryption/decryption operations in a first plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;
- 10

- the staged pipelined logic circuit means further comprising means for performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;
- 15

- a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width; and,
- 20

the round key generation circuit means further including means for generating each round key by the expansion of a starting key of a second selected width equal to the first selected width.

- 25 74. An encryption/decryption circuit comprising:

- a staged pipelined logic circuit means for performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the staged pipelined logic circuit;
- 30
- a stage input data block buffer means for holding the stage input data block

for input into a stage of the staged pipelined logic circuit, the input data block having the first selected width;

an encryption circuit means for encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each
5 unique combination of data bits in the stage input data block of the first selected width, and the encrypted stage input data block forming an input to a stage substitution circuit, the output of the stage substitution circuit forming a first subsequent stage input data block for a subsequent stage of the staged pipelined
10 logic circuit means;

a decryption circuit means for decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each
15 unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption circuit, the decrypted stage input data block forming a second subsequent stage input to the substitution circuit;

a first selector circuit means for selecting as the input to the substitution circuit the first or the second input;

20 a second selector circuit means for selecting as the subsequent stage input data block for the subsequent stage of the staged pipelined logic circuit means the output of the substitution circuit or the stage input data block;

the staged pipelined logic circuit means further including means for performing in series the stages of the encryption/decryption operations in a first
25 plurality of stages of the staged pipelined logic circuit means, each of the stages of the first plurality of stages comprising a round, and for repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

the staged pipelined logic circuit means further comprising means for
30 performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;

a round key generation circuit means for providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width;

5 the round key generation circuit means further including means for generating each round key by the expansion of a starting key of a second selected width equal to the first selected width; and,

the encryption circuit means further includes means for performing an affine transformation and the decryption circuit means further includes means for performing an inverse of the affine transformation.

75. An encryption/decryption method comprising:

performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the series of stages;

holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;

20 encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step; and,

performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block.

76. The method of claim 75, further comprising:

selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block.

5 77. The method of claim 76 further comprising:

performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

78. The method of claim 76 further comprising:

performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

79. The method of claim 77 further comprising:

performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

80. The method of claim 78 further comprising:

performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

81. The apparatus of claim 75 further comprising:

providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

82. The method of claim 76 further comprising:

providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

5

83. The method of claim 77 further comprising:

providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

10

84. The method of claim 78 further comprising:

providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

15

85. The method of claim 79 further comprising:

providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

20

86. The method of claim 80 further comprising:

providing a round encryption or decryption key of the first selected width for combination with the block data of the first selected width, based upon an initial encryption or decryption key of a second selected width.

25

87. The method of claim 81, further comprising:

generating each round key by the expansion of a starting key of a second selected width.

30 88. The method of claim 82, further comprising:

generating each round key by the expansion of a starting key of a second

selected width.

89. The method of claim 83, further comprising:

generating each round key by the expansion of a starting key of a second
5 selected width.

90. The method of claim 84, further comprising:

generating each round key by the expansion of a starting key of a second
10 selected width.

91. The method of claim 85, further comprising:

generating each round key by the expansion of a starting key of a second
selected width.

15 92. The method of claim 86, further comprising:

generating each round key by the expansion of a starting key of a second
selected width.

93. The method of claim 87, further comprising:

20 the second selected width equals the first selected width.

94. The method of claim 88, further comprising:

the second selected width equals the first selected width.

25 95. The method of claim 89, further comprising:

the second selected width equals the first selected width.

96. The method of claim 90, further comprising:

the second selected width equals the first selected width.

30

97. The method of claim 91, further comprising:

the second selected width equals the first selected width.

98. The method of claim 92, further comprising:

the second selected width equals the first selected width.

5

99. The method of claim 93 further comprising:

the encryption step further includes performing an affine transformation
and the decryption step further includes performing an inverse of the affine
transformation.

10

100. The method of claim 94 further comprising:

the encryption step further includes performing an affine transformation
and the decryption step further includes performing an inverse of the affine
transformation.

15

101. The method of claim 95 further comprising:

the encryption step further includes performing an affine transformation
and the decryption step further includes performing an inverse of the affine
transformation.

20

102. The method of claim 96 further comprising:

the encryption step further includes performing an affine transformation
and the decryption step further includes performing an inverse of the affine
transformation.

25

103. The method of claim 97 further comprising:

the encryption step further includes performing an affine transformation
and the decryption step further includes performing an inverse of the affine
transformation.

30

104. The method of claim 98 further comprising:

the encryption step further includes performing an affine transformation and the decryption step further includes performing an inverse of the affine transformation.

5 105. An encryption/decryption method comprising:

performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the series of stages;

holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;

encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block

comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step;

performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block; and,

selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block.

106. An encryption/decryption method comprising:

performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the

1044-404-01.doc

series of stages;

holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;

5 encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

10 decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step;

performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block;

15 selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block; and,

20 performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds.

107. An encryption/decryption method comprising:

25 performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the series of stages;

30 holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;

encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

5 decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step;

10 performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block;

 selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block;

15 performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds; and,

20 performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary.

108. An encryption/decryption method comprising:

25 performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the series of stages;

 holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;

30 encrypting the stage input data block into a encrypted stage input data block having the first selected width, the encrypted stage input data block

comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block
5 comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step;

performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block;
10 selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block;
performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected
15 number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary; and,
generating each round key by the expansion of a starting key of a second
20 selected width.

109. An encryption/decryption method comprising:

performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the
25 first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the series of stages;

holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;
30 encrypting the stage input data block into an encrypted stage input data block having the first selected width, the encrypted stage input data block

comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step;

performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block;

selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block;

performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;

generating each round key by the expansion of a starting key of a second selected width; and,

the second selected width equals the first selected width.

110. An encryption/decryption method comprising:

performing in series stages of encryption/decryption operations on a stage data block of a first selected width utilizing an encryption/decryption key of the first selected width and providing an output data block of the first selected width, comprising a subsequent stage input data block input to a subsequent stage of the series of stages;

holding the stage input data block for input into a stage of the series of stages, the input data block having the first selected width;

encrypting the stage input data block into a encrypted stage input data

block having the first selected width, the encrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width;

- 5 decrypting the stage input data block into a decrypted stage input data block having the first selected width, the decrypted stage input data block comprising a unique combination of data bits for each unique combination of data bits in the stage input data block of the first selected width that is the inverse of the encryption performed by the encryption step;

- 10 performing a substitution operation on either the encrypted stage input data block or the decrypted stage input data block;

 selecting as a subsequent stage input data block for the subsequent stage of the series of stages the output of the substitution step or the stage input data block;

- 15 performing in series the stages of the encryption/decryption operations in a first plurality of stages of the series of stages, each of the stages of the first plurality of stages comprising a round, and repeating this operation for a selected number of times and for a selected number of rounds each of the selected number of times, to thereby effect a total number of rounds;

 performing in any given one of the first plurality of times less than the first plurality of rounds depending upon the total number of rounds necessary;

- 20 generating each round key by the expansion of a starting key of a second selected width;

 the second selected width equals the first selected width; and,

 the encryption step further includes performing an affine transformation and the decryption step further includes performing an inverse of the affine

- 25 transformation.